Implementation Calculator on FPGA with VHDL

Aim Aim of the project is to design a digital accumulator calculator as a synchronous sequential circuit with the following functionalities: • Taking input as a single 8-bit binary number in 2’s complement system and accumulating (computing and storing) one of the six selected operations…